An efficient AES implementation using FPGA with enhanced security features
Data Jars transferred in an electronic way is vulnerable to attacks.With an aim to protect data for secure communication, a new Hybrid non pipelined Advanced Encryption Standard (AES) algorithm based on traditional AES algorithm with enhanced security features is proposed in this work.Abysmal analysis of the AES algorithm implies that the security